Gnomit search - synopsys/mentor graphics

Gnomit / Keyword Search / Info

Results 1 - 5 of 5 for:

synopsys

mentor graphics

21,213,375 websites (safe search)

Sutherland HDL - Training Workshops on Verilog and SystemVerilog

Sutherland HDL training workshops on Verilog and SystemVerilog. Developed and presented by engineering experts. Emphasize on proper usage of HDLs for logic ...

synthesis

sutherland

verilog

Cadence

VCS

pli

Synopsys

SystemVerilog

Mentor Graphics

ModelSim

system verilog

v2k

verilog hdl

verilog training

hardware description language

IEEE 1364

verilog consulting

IEEE-1364

verilog2001

verilog-2001

verilog pli

Model Technology

programming language interface

system-verilog

verilog books

verilog reference

Verilog-XL

DVCON

HDLCON

NC_Verilog

pli handbook

www.1sutherland.com - 2009-02-09
asicNorth: Full Chip Development, Subsystem Development, Design Team Augmentation

AsicNorth, asic north, ASIC, ASIC design, ASIC front-end processing, digital design, logic design, logic verification, synthesis, static timing, DFT, test ...

JPEG

FPGA

digital design

Silos

ASIC

synthesis

vhdl

verilog

Tanner

Cadence

circuit design

DFT

analog design

ASIC design

Synopsys

Mentor Graphics

ModelSim

circuit analysis

logic design

JBIG

circuit layout

arithmetic coding

static timing

logic verification

test generation

ASIC front-end processing

asic north

AsicNorth

function vectors

Simulcad

test coverage analysis

www.asicnorth.com - 2009-02-04
Aldec Inc. - The Design Verification Company

Aldec - The Design Verification Company

Simulation

Insight

Verification

EDA

Synthesis

Schematic

vhdl

VERILOG

Cadence

MTI

Xilinx

Orcad

Synopsys

Mentor Graphics

Avnet

EDA Tools

ALDEC

Synplicity

CAD Tools

Nu Horizons

Active-HDL

VHDL Simulation

Verilog Simulation

Active-CAD

Active-VHDL

Aldec Inc.

EDIF Simulation

Model Technologies

www.aldec-kharkov.com - 2009-02-09
System-Level Design

Search for: Deep Insights for Chip Architects and Engineers Home Join the Community News Blogs RSS Newsletter Resource Center Chip Design Low-Power Design About ...

Research

digital

Samsung

standards

IBM

Intel

AMD

analog

ESL

ARM

embedded

prototyping

chartered

SoC

Magma

Cadence

DFM

multicore

Mixed Signal

freescale

Kontron

virtual prototyping

Synopsys

NXP

Mentor Graphics

accellera

System-Level Design

ISQED

STMicro

Virage Logic

Virtutech

www.sldcommunity.com - 2009-04-03
Welcome to STFC Technology

Career opportunities for graduate electronic and graduate microelectronic engineers at STFC Technology

design

jobs

electronics

graduate

PCB

msc

ins

Graduates

FPGA

ASIC

Avanti

Cadence

Science and Technology

mixed signal

Microelectronic

ecad

Synopsys

Mentor Graphics

Scitech

0.25

0.18

0.35

0.13

0.80

deep sub micron

0.70

microelectronic support center

microelectronic support centre

stfc technology

www.ins.clrc.ac.uk - 2009-04-10

About Gnomit

Keywords may contain spaces.
Separate multiple keywords with commas.

Start a new search.
Enter new keyword(s).

Narrow down your search.
Add keyword(s).

Broaden your search.
Click on Keyword to remove from query.

Sutherland HDL - Training Workshops on Verilog and SystemVerilog

asicNorth: Full Chip Development, Subsystem Development, Design Team Augmentation

Aldec Inc. - The Design Verification Company

System-Level Design

Welcome to STFC Technology